In this paper, we develop a analytical model and algorithm for calculating uneven current distribution in via array structures. We propose a stress time translation formula and cumulative failure distribution equation to model the memory effect of electro migration stress or damage on a via array structure. We develop a method to project via array electromigration (EM) lifetime based on an arbitrary via failure sequence, and demonstrate that the proposed via array EM lifetime distribution trend correlates well with experimental results.
Introduction
Electromigration (EM) is a phenomenon of material transport caused by a gradual movement of ions in a conductor due to momentum transfer between conducting electrons and diffusing metal atoms [1] . A void or an extrusion may be formed if a wire undergoes EM stress for a sufficiently long period of time. Such defects may eventually damage the wire. Today current density is increasing sharply and wires becoming narrower ever. All these trends are making it extremely difficult to close EM reliability for modern digital integrated circuit design.
Although people refer to wire EM, in reality, vias are the most sensitive to EM, and most of the EM defects are associated with vias. To overcome this restriction, designers have been widely using via array to strengthen its resistance to EM damage. However, even EM failure of a single via is well understood, it is not clear how via array behaves under EM stress. We found that via array has a very different EM characterteristics, therefore a more systematic study is needed.
One fundamental difference in via array is that current is not evenly distributed into each via in a via array. Thus, instead of using a lumped single via model, we need a finer model that can reflect this uneven current distribution [2] . Also, in most of the real designs, current flowing across via or via arrays are asymmetric, therefore magnifying the uneven current distribution effect. In our experiments, we first build a finite-element-method (FEM) in ANSYS to simulate the current flow in via array. In Figure 1 (b), we show FEM simulation results for a 2 x 2 via array with current values indicated in Figure 1 (a).
In Figure 1 (a), we show a typical via array structure, where two orthogonal wires are connected using a regular array of evenly spaced vias. To our best knowlede, no quantitative analysis of via array current distribution exists in literature, which motivates us to develop a model for fast calculation of current distribution in a via array and explain the cause of the observed uneven current distribution. The redundancy of a via array is another important property that significantly impact EM reliability. As shown in Figure 2 , the overall EM reliability of a double cut via with current density j is not equivalent to a single via with current density j. One question to ask is that assuming mean time to failure (MTTF or t50) is t for Figure 2(a) , what is t50 in Figure 2 (b)? To answer this question, we use a random failure process with lognormal distribution in this paper and explain how to generate the via failure sequences with Monte Carlo simulation to estimate the EM reliability of a via array.
Non-uniform Current Distribution

A. FEM and Spice Simulation
We first build a finite element method (FEM) model to simulate and obtain via current distribution of a via array [3] . The experimental results show that a linear dependency of via current on their wire currents. Therefore, a much simpler resistive SPICE model is used to replace the FEM model. Figure 3 shows an example of SPICE mesh.
Figure 3. 3D grid model used in SPICE simulations
The simplified model captures only resistive effect, but when we compare the simulation results, the differences are well kept under 1%.
B. Fast Via Current Computation Formula
We already see that using a simplified SPICE model can obtain current distribution much faster without accuracy loss. However, if an analytical formula can be derived, it will even faster than a SPICE mesh [4] . We use a 4x4 array as an example, the proposed approach can be generally expanded to an arbitrary via array. The forward gradient is defined as f = V1a/ V2a, where Via denotes voltage of top surface of via i, when Va is applied. We compute f using resistance divider shown in Figure 5 . The values of R, Rleft, Rright and R1 can be extracted from the wire dimensions, grid branch resistance r and via positions. Rvia+R is the equivalent resistance from a via to ground and R = RB // RT. There are two shortest length path_5 and path_1, and only one passes through via 5. Thus the resistance difference between path_5 and path_1 is r/2. Therefore, we have ! (2) If horizontal and vertical wire segments are not of equal length, let LR=LL+ΔL1 and LB=LT+ΔL2; we can scale the wires such that horizontal and vertical segments are of equal length by replacing voltage Vb and Vc using !
In equation (3), Si denotes the cross sectional area of a wire on metal layer i, ρ is the resistivity, Ib is the current in the right wire segment when Vb is applied, Ic is the current in the bottom wire segment when Vc is applied. The correcting terms have a positive or negative signs depending on current directions.
Based on above analysis, we can express all via currents first in terms of I1_a_via and value of I1_a_via can be derived using forward and lateral voltage grandniece.
Experimental results for 4x4 arrays indicate that the maximal inaccuracy in computing via currents is less than 1% of the total current value. This error is contributed mostly by the inaccuracy of forward gradient computation. Our methods can be extended to N x N via array by modifying equivalent circuit and shortest paths. We note that the analysis developed in this Section also provides an explanation why current distributes unevenly in multi-vias. 
EM Failure Sequence
A. Basic Assumptions
It should be noted that each time when a via fails EM, it causes current redistribution in the via array. [5] To simplify our analysis, we assume the current redistribution happens instantly. This is a mild assumption since current redistribution usually happens and stabilizes in a short amount of time.
With the above assumption, we can describe the via failure sequence by repeating the following steps: a via fails→remove it→current redistributes→a new via fails. Figure 6 shows a sample via array failure sequence for a 2x2 via array. 
B. Single Via EM Failure
Researches and studies have been well conducted for single via failure analysis. The random microstructure of copper body/surface contributes significantly to the variation of via failure time. Lognormal distribution can be used to accurately describe a single via failure as shown in equation (4), where t50 is the mean time to failure (MTTF), σ is the shape factor. ! (4) Values of t50stress and σstress can be extracted from measurements. In typical EM failure analysis, the t50 value is a function of the current, while σ is assumed to be constant for a specific technology. Black's equation [6] is used to model the dependence of t50 on current density: (5), A is an experimental constant, j is the current density, n is a scaling factor, Ea is the activation energy, k is Boltzmann constant, and T is the absolute temperature. In general, it is believed that for void nucleation n=2, for void growth n=1, and with Joule heating n > 2. Most of the EM failures involve both void nucleation and growth. In our work, we assume n=2. With a reference t50stress, other t50 values for different current densities can be easily determined, and σ is always equal to σstress. 
C. Via Array EM Failure
The memory effect of previous EM stress is the most difficult part to deal with for deriving a via array lifetime [7] . Also, the later via failure depends on previous via failures. We propose a via failure sequence Vf to describe the whole EM degradation process.
Definition: Vf = [(t1,k1),(t2,k2),…,(tN,kN)], is a sequence that records via failure time t and index k of a failing via; N is the total number of vias.
A sample via failure sequence corresponding to Figure 9 is [(45,2), (53,3), (72,4), (81,1) ]. The time and via index are random numbers, therefore, theoretically we need to traverse all possible failure sequences and compute distributions for all t and k. This is impractical due to exponential search space implied. Our goal is to determine only the distribution of the last via failure time tN and the intermediate distributions are of no interest. We use a Monte Carlo approximation to sample intermediate t and k instead of considering all possible values. In this way, as long as the previous via failure sequence is determined, the next via failure time and index number are easy to calculate. This method has a linear complexity on N.
Knowing the previous via failure sequence, stress time translation is used to account for the memory effect. The translation rule is given by Equation (6).
!
(6) In Equation (9), n is the same exponent in Equation (5) (n=2 in our analysis); im-1 and im are previous and present currents on a via; tm-1 is the previous via failure time; tm-1' is the translated stress time. For example, in Figure 6 , assume via 3 carries a current density of 10mA/mm 2 from t=0 to 45s, and after via 2 fails, it carries current density of 15mA/mm 2 . The stress of 10mA/mm 2 for 45s can be translated to an equivalent stress of 15mA/mm 2 for 20s. Now, given the condition that via 3 does not fail under 15mA/mm2 for 20s, the conditional CDF of via 3 is given by Equation (7), where k is the via index, in this particular case, k=3 and tm-1'=20s. ! (7) Since vias are connected in parallel, the weakest via is the next one to fail. The conditional via failure CDF is then combined to determine the next via using Equation (8) , and the probability of next via failure to be via k is given in Equation (9) .
Vg denotes the set of vias that are still conducting and fk'(t) is the probability density function (PDF) for Fk'(t). With the above equations, a Monte Carlo approximation can sample t and k accordingly at each via failure step and generate the via failure sequence. The averaged results from multiple Monte Carlo runs are used to approximate the overall via array CDF. 
Figure 9. Via array EM failure analysis results
Our proposed EM via array failure analysis can be verified through simulating a few via arrays. There are papers providing real measurement results, therefore can be used as reference. The via array structures are shown in Figure 7 . The nominal via size is 0.14mm x 0.14mm and the wire thickness is 0.19mm. Test stress is at 300°C under 25mA/mm 2 . Figure 8 shows EM test results from [8] , while Figure 9 shows our analysis results.
From above figures we can observe that the real stress test data matches well with the failure distribution obtained from simulation results. Note that case D is a single via, therefore a simple straight line analytical solution can be derived, also low percentile part is of more interest from reliability of view; solutions for other cases are from Monte Carlo approximation [9] . It is observed that for some cases (such as F) t50 can be smaller than the single via case, however because of the small σ, the lower percentile reliability for case F still wins. Our analysis is further applied to some typical power grid via array structures. The via structures are constructed based on the IBM power grid benchmarks [10] , with current values based on benchmark solutions. To generate the vias we use the following additional industrial geometric parameters: wire thickness is 0.6mm, wire width is 2mm, via size is 0.8mm x 0.8mm. We assume 10mA/mm 2 is the EM current limit for a reference single via with t50ref. We consider two cases shown in Figure 10 : case(a) all wires carry the same current density of 13.12mA/mm 2 of current, leading to an evenly distributed via current; case (b) currents in the wires are unequal at 3.2mA/mm 2 , 6.4mA/mm 2 , 19.2mA/mm 2 and 22.4mA/ mm 2 , thus the via array has highly uneven current distribution. The total current passing through the via array is 25.6mA.
Traditional EM rules assume an even current distribution [11] , so for case (a), each via carries 10.25mA/mm 2 , which violates the EM current limit; for case (b), each via carries 10mA/mm 2 , and is within the EM current limit. However, considering just the average currents is not sufficient since we have and uneven current distribution and the multi-via redundancy effect acting together to determine the via array EM reliability. The initial current distributions for case (b) are 7.36mA/mm 2 , 10.08mA/mm 2 , 10.24mA/ mm 2 and 12.32mA/mm 2 .
In Figure 11 , the via array lifetime distributions for cases (a) and (b) are plotted against the reference of a single via lifetime.
The results are counter-intuitive and do not agree with the traditional EM reliability evaluation [12] . For case (a), t50 is close to t50ref, and the small σ makes it an EM reliable design at lower failure percentiles. On the other hand, for case (b), t50 is obviously worse than t50ref. For lower percentiles it appears better than the reference single via due to a relatively small σ, but it is very close to the reliability boundary and should be considered EM-unsafe. These two examples contradict common belief and demonstrate a need for a proper method to evaluate multi-via EM reliability as discussed in this paper.
Conclusions
Multi-vias are widely used to connect wires from different layers to improve EM reliability, but no detailed via array lifetime evaluation methods exist. In this paper, we demonstrated that current distributes unevenly in multi-vias and we explained why. We developed a fast model to calculate currents flowing through individual vias, and proposed a step-by-step multi-via failure model. Each time a via fails, current redistribution is calculated and the via memory effect is accounted for using stress time translation. We apply a Monte Carlo approximation to generate via failure sequences and the overall via array lifetime distribution. Experimental results show that our predicted lifetimes correlate well with EM stress test results. For multi-vias, both the redundancy effects and uneven current distributions affect reliability, leading to counter-intuitive results in real circuit when the current distribution is high.
